

Fig. 1 (Prior Art)




Fig. 2


Indirect Specification of Native Register via Macro Instruction

Diagram 200 illustrates the indirect specification of a native register via a macro instruction. It consists of a table with four rows representing cycles 1 through 4. The first column is labeled 'CYCLE'. The second column is labeled 'MACRO INS BUS'. The third column is labeled 'NATIVE INS BUS'. The table shows the sequence of instructions: Cycle 1: ADD [EAX],FFFFFFFh; Cycle 2: \*\*\*; Cycle 3: \*\*\*; Cycle 4: \*\*\*. The native instructions are: Cycle 1: +++; Cycle 2: LD NR1,[EAX]; Cycle 3: ADD NR1,NR1,FFFFFFFh; Cycle 4: ST [EAX],NR1. To the right of the table, a vertical double-headed arrow spans the height of the last three rows (cycles 2, 3, and 4) and is labeled '3 CYCLES'. A reference numeral '200' with an arrow points to the diagram.

CYCLE	MACRO INS BUS	NATIVE INS BUS
1	ADD [EAX],FFFFFFFh	+++
2	***	LD NR1,[EAX]
3	***	ADD NR1,NR1,FFFFFFFh
4	***	ST [EAX],NR1

3 CYCLES

Fig. 3


Translator Bypass for Native Instructions

Fig. 4


Translate Stage Logic for Native Instruction Bypass Mode



Fig. 6

Instruction Sequence for Testing Native Registers

600

CYCLE	MACRO INS BUS	NATIVE INS BUS
1	MOV EAX,TST1	+++
2	MOV EBX,OUTBFR	LD EAX,TST1
3	NBRANCH	LD EBX,OUTBFR
4	LD T1,0	JMP [EAX]
5	ST [EBX],T1	LD T1,0
6	NOT T1	ST [EBX],T1
7	ST [EBX],T1	NOT T1
8	***	ST [EBX],T1
9	***	

		+++
1001	XRET	+++
1002	NEXT MAC	JMP [EAX+1]
1003	***	NEXT MAC

Fig. 7


Microprocessor for Executing Native Applications

Fig. 8

Interrupt-Transparent Native Application Instruction Sequence